
This was back sometime in December 2008, wiring up the data lines from the CPU to the ROM. Note the lines leading to a location on the board where more data lines can be added to the bus in the future (e.g. when RAM is added) -- instead of going directly from the CPU to the ROM chip.
No comments:
Post a Comment